



a module solution provider

WG7831DELF WLAN/BT Module

**(WG7831-D0) TI WiLink8 IEEE 802.11b/g/n
BT/BLE Solution**

Datasheet

Revision 0.4

Prepared By	Reviewed By	Approved By

Index

1. OVERVIEW	4
1.1. GENERAL FEATURES	4
2. FUNCTIONAL FEATURES	5
2.1. MODULE BLOCK DIAGRAM.....	5
2.2. BLOCK FUNCTIONAL FEATURE	6
2.2.1. WLAN Features	6
2.2.2. Bluetooth and BLE Features	7
3. MODULE OUTLINE	8
3.1. SIGNAL LAYOUT (TOP VIEW).....	8
3.2. PIN DESCRIPTION	9
4. MODULE SPECIFICATION	11
4.1. GENERAL MODULE REQUIREMENTS AND OPERATION	11
4.1.1. Absolute Maximum Ratings.....	11
4.1.2. Recommended Operating Conditions	12
4.2. WLAN RF PERFORMANCE	13
4.2.1. WLAN 2.4-GHz Receiver	13
4.2.2. WLAN 2.4-GHz Transmitter	14
4.3. BLUETOOTH RF PERFORMANCE.....	15
4.3.1. BT Receiver Characteristics, In-Band Signals.....	15
4.3.2. BT Transmitter, BR.....	16
4.3.3. BT Transmitter, EDR.....	16
4.3.4. BT Modulation, BR.....	17
4.3.5. BT Modulation, EDR	17
4.4. BT LE RF PERFORMANCE	18
4.4.1. BT LE Receiver Characteristics, In-Band Signals	18
4.4.2. BT LE Transmitter Characteristics.....	18
4.4.3. BT LE Transmitter Characteristics.....	19
4.5. POWER CONSUMPTION	20
4.5.1. Shutdown and Sleep Currents	20
4.5.2. Operating Conditions	20
4.5.3. WLAN Power Currents.....	21
4.5.4. Bluetooth Currents	21

4.5.5.	Bluetooth LE Currents	22
5.	HOST INTERFACE TIMING CHARACTERISTICS	23
5.1.	WLAN SDIO TRANSPORT LAYER	23
5.2.	SDIO TIMING SPECIFICATIONS	24
5.2.1.	SDIO Switching Characteristics – Default Rate	24
5.2.2.	SDIO Switching Characteristics – High Rate	25
5.3.	HCI UART SHARED TRANSPORT LAYERS FOR ALL FUNCTIONAL BLOCKS (EXCEPT WLAN)	27
5.3.1.	UART 4-Wires Interface – H4	27
5.4.	UART TIMING SPECIFICATIONS	28
5.5.	BLUETOOTH CODEC-PCM(AUDIO) TIMING SPECIFICATIONS	29
6.	POWER MANAGEMENT	30
6.1.	RESET-POWER-UP SYSTEM	30
6.2.	RESET-POWER-UP SYSTEM	30
6.3.	BLUETOOTH/BLE POWER-UP SEQUENCE	31
7.	REFERENCE SCHEMATICS	32
8.	CHIP ANTENNA PERFORMACE SUMMARY	33
8.1.	S-PARAMETER TEST	33
8.2.	SYSTEM INTEGRATION TEST	34
8.2.1.	Chamber Setup	34
8.3.	DUT 2D PATTERN	35
8.3.1.	Phi=0 Pattern	35
8.3.2.	Phi=90 Pattern	36
8.3.3.	Theta=90 Pattern	37
8.4.	DUT 2D PATTERN	38
8.3.4.	2.4GHz Pattern	38
8.3.5.	2.45GHz Pattern	39
8.3.6.	2.5GHz Pattern	40
8.5.	TOTAL EFFICIENCY	41
9.	DESIGN RECOMMENDATIONS	42
9.1.	DESIGN NOTE ON DEBUG PORT	42
9.2.	MODULE LAYOUT RECOMMENDATIONS	42
10.	PACKAGE INFORMATION	43

10.1.	RECOMMENDED PAD DESIGN	43
10.2.	MODULE MECHANICAL OUTLINE.....	45
10.3.	ORDERING INFORMATION	46
10.4.	PACKAGE MARKING	46
	CERTIFICATION INFORMATION	46
11.	SMT AND BAKING RECOMMENDATION	47
11.1.	BAKING RECOMMENDATION	47
11.2.	SMT RECOMMENDATION	47
12.	TAPE REEL INFORMATION	49
12.1.	COVER / CARRIER TAPE DIMENSION	49
13.	REGULATORY INFORMATION	50
	UNITED STATES	50
	CANADA	51
	EUROPE.....	52
14.	HISTORY CHANGE	53

1. OVERVIEW

WG7831DELF, a WiFi, BT, BLE SiP (system in package) module, is the most demanded design for all handset and portable devices with Wilink8 solution from TI.

1.1. General Features

- WLAN, Bluetooth, BLE with Integrated RF Front-End Module (FEM), Power Amplifier (PA), and Power Management on a Single Module
- 36 pin package.
- Dimension 25mm(L) x 25mm(W) x 2.5mm(H)
- Provides efficient direct connection to battery by employing several integrated switched mode power supplies (DC2DC).
- Seamless Integration with TI Sitara™ and Other Application Processors.
- WLAN and BT/BLE cores are software and hardware compatible with prior WL127x and WL128x offerings, for smooth migration to device.
- Shared HCI transport for BT/BLE over UART and SDIO for WLAN.
- Temperature detection and compensation mechanism ensures minimal variation in RF performance over the entire temperature range.
- BT 4.1, BLE and all audio processing features work in parallel and include full coexistence with WLAN.
- Built-in the chip Antenna.
- Built-in 26MHz crystal for fast clock, 32.786KHz oscillator for slow clock.

2. FUNCTIONAL FEATURES

2.1. Module Block Diagram




Figure 2-1. WG7831DELF Block Diagram

2.2. Block Functional Feature

2.2.1. WLAN Features

- Integrated 2.4GHz Power Amplifier (PA) for WLAN solution
- WLAN Baseband Processor and RF transceiver Supporting IEEE Std 802.11b/g/n
- WLAN 2.4GHz SISO (20/40 MHz channels)
- Baseband Processor
 - IEEE Std 802.11b/g/n data rates and IEEE Std 802.11n data rates up to 40 MHz SISO.
- Fully calibrated system. Production calibration not required.
- Medium Access Controller (MAC)
 - Embedded ARM™ Central Processing Unit (CPU)
 - Hardware-Based Encryption/Decryption using 64-, 128-, and 256-Bit WEP, TKIP or AES Keys,
 - Supports requirements for Wi-Fi Protected Access (WPA and WPA2.0) and IEEE Std 802.11i [includes hardware-accelerated Advanced Encryption Standard (AES)]
 - Designed to work with IEEE Std 802.1x
- IEEE Std 802.11d,e,h,i,k,r PICS compliant.
- New advanced co-existence scheme with BT/BLE.
- 2.4 GHz Radio

Internal LNA and PA

Supports: IEEE Std , 802.11b, 802.11g and 802.11n


- Supports 4 bit SDIO host interface, including high speed (HS) and V3 modes.

2.2.2. Bluetooth and BLE Features

- Supports Bluetooth Core Specification Version 4.2.
- Includes concurrent operation and built-in coexisting and prioritization handling of Bluetooth, BLE, audio processing and WLAN
- Dedicated Audio processor supporting on chip SBC encoding + A2DP:
 - Assisted A2DP (A3DP) support - SBC encoding implemented internally
 - Assisted WB-Speech (AWBS) support - modified SBC codec implemented internally
- Fully compliant with BT and BLE dual mode standard
- Support for all roles and role-combinations, mandatory as well as optional
- Supports up to 10 BLE connections
- Independent buffering for LE allows having large number of multiple connections without affecting BR/EDR performance

3. MODULE OUTLINE

3.1. Signal Layout (Top View)



3.2. Pin Description

Table 3-1. Pin Description

Pin No.	Signal Name	Type	Shut Down state	After Power Up ⁽¹⁾	Voltage Level	Description
1	SDIO_D2_1V8	IO	HiZ	HiZ	1.8V	WLAN SDIO Data bit 2 ⁽²⁾
2	SDIO_D0_1V8	IO	HiZ	HiZ	1.8V	WLAN SDIO Data bit 0 ⁽²⁾
3	SDIO_CLK_1V8	IN	HiZ	HiZ	1.8V	WLAN SDIO Clock. Must be driven by the host.
4	GND	GND				Ground
5	SDIO_CMD_1V8	I/O	HiZ	HiZ	1.8V	WLAN SDIO Command ⁽²⁾
6	SDIO_D1_1V8	IO	HiZ	HiZ	1.8V	WLAN SDIO Data bit 1 ⁽²⁾
7	SDIO_D3_1V8	IO	HiZ	PU	1.8V	WLAN SDIO Data bit 3. Changes state to PU at WL_EN or BT_EN assertion for card detects. Later disabled by software during initialization. ⁽²⁾
8	WLAN_EN_1V8	IN	PD	PD	1.8V	Mode setting: High = enable
9	BT_LINK IND	IO	PD	PD	1.8V	BT RX/TX link indicator
10	WLAN_IRQ_1V8	OUT	PD	0	1.8V	SDIO available, interrupt out. Active high. (For WL_RS232_TX/RX pull up at power up)
11	BT_PCM_AUD_FSYNC	OUT	PD	PD	1.8V	Bluetooth PCM/I2S Bus. Frame sync. NC if not used.
12	BT_PCM_AUD_CLK	OUT	PD	PD	1.8V	Bluetooth PCM/I2S Bus. Clock. NC if not used.
13	GND	GND				Ground
14	BT_EN_1V8	In	PD	PD	1.8V	Mode setting: High = enable
15	BT_PCM_AUD_IN	IN	PD	PD	1.8V	Bluetooth PCM/I2S Bus. Data in NC if not used.
16	BT_PCM_AUD_OUT	OUT	PD	PD	1.8V	Bluetooth PCM/I2S Bus. Data

						out. NC if not used.
17	BT_HCI_TX_1V8	OUT	PU	PU	1.8V	UART TX to host. NC if not used.
18	BT_HCI_RX_1V8	IN	PU	PU	1.8V	UART RX from host. NC if not used.
19	BT_HCI_CTS_1V8	IN	PU	PU	1.8V	UART CTS from host. NC if not used.
20	BT_HCI_RTS_1V8	OUT	PU	PU	1.8V	UART RTS to host. NC if not used.
21	VIO_IN	POW			1.8V	Connect to 1.8V external VIO
22	VBAT_IN	POW			VBAT	Power supply input, 2.9 to 4.8 V
G1	GND	GND				Ground
G2	GND	GND				Ground
G3	GND	GND				Ground
G4	GND	GND				Ground
G5	GND	GND				Ground
G6	GND	GND				Ground
G7	GND	GND				Ground
G8	GND	GND				Ground
P1	GND	GND				Ground
P2	GND	GND				Ground
P3	GND	GND				Ground
P4	GND	GND				Ground
P5	GND	GND				Ground
P6	GND	GND				Ground

(1) PU=pull up; PD=pull down.

(2) Host must provide PU for all non-CLK SDIO signals

4. MODULE SPECIFICATION

4.1. General Module Requirements and Operation

4.1.1. Absolute Maximum Ratings

Parameter		Value	Units
VBAT		-0.5 to 5.5 ⁽²⁾	V
VIO		-0.5 to 2.1	V
Input voltage to all digital pins		-0.5 to (VDD_IO + 0.5V)	V
Operating ambient temperature range		-20 to +75	°C
Storage temperature range		-55 to +125	°C
ESD Stress Voltage ⁽³⁾	Human Body Model ⁽⁴⁾	>1000	V
	Charged Device Model ⁽⁵⁾	>250	V

1) Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device.

These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under “operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2) 5.5V up to 10s cumulative in 7 years, 5V cumulative to 250s, 4.8V cumulative to 2.33 years - all includes charging dips and peaks.

3) Electrostatic discharge (ESD) to measure device sensitivity/immunity to damage caused by electrostatic discharges into device.

4) Level listed is the passing level per ANSI/ESDA/JEDEC JS-001. JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process, and manufacturing with less than 500V HBM is possible if necessary precautions are taken. Pins listed as 1000V may actually have higher performance.

5) Level listed is the passing level per EIA-JEDEC JESD22-C101E. JEDEC document JEP157 states that 250 V CDM allows safe manufacturing with a standard ESD control process, and manufacturing with less than 250V CDM is possible if necessary precautions are taken. Pins listed as 250 V may actually have higher performance

4.1.2 Recommended Operating Conditions

Parameter	Condition	Sym	Min	Max	Units
V _{BAT} ⁽¹⁾	DC supply range for all modes		2.9	4.8	V
1.8 V IO ring power supply voltage			1.62	1.95	
IO high-level input voltage		V _{IH}	0.65 x V _{DD_IO}	V _{DD_IO}	
IO low-level input voltage		V _{IL}	0	0.35 x V _{DD_IO}	
Enable inputs high-level input voltage		V _{IH_EN}	1.365	V _{DD_IO}	
Enable inputs low-level input voltage		V _{IL_EN}	0	0.4	
High-level output voltage	@ 4 mA	V _{OH}	V _{DD_IO} -0.45	V _{DD_IO}	
	@ 1 mA		V _{DD_IO} -0.112	V _{DD_IO}	
	@ 0.3 mA		V _{DD_IO} -0.033	V _{DD_IO}	
Low-level output voltage	@ 4 mA	V _{OL}	0	0.45	
	@ 1 mA		0	0.112	
	@ 0.09 mA		0	0.01	
Input transitions time Tr/Tf from 10% to 90% (Digital IO) ⁽²⁾		Tr/Tf	1	10	ns
Output rise time from 10% to 90% (Digital pins) ⁽²⁾	CL < 25 pF	Tr		5.3	ns
Output fall time from 10% to 90% (Digital pins) ⁽²⁾	CL < 25 pF	Tf		4.9	
Ambient operating temperature			-20	75	°C
Maximum power dissipation	WLAN operation			2.8	W
	BT operation			0.2	

(1) 4.8V is applicable only for 2.3 years (30% of the time). Otherwise, the maximum V_{BAT} should not exceed 4.3V.

(2) Applies to all Digital lines except SDIO, UART, I2C, PCM.

4.2 WLAN RF Performance

4.2.1. WLAN 2.4-GHz Receiver

Parameter	Condition	Min	Typ	Max	Units
Operation frequency range		2412		2462	MHz
Sensitivity 20MHz Bandwidth At < 10% PER limit	1 Mbps DSSS		-96.3	-93.4	dBm
	2 Mbps DSSS		-93.2	-90.5	
	5.5 Mbps CCK		-90.6	-87.9	
	11 Mbps CCK		-87.9	-85.7	
	6 Mbps OFDM		-92	-89.2	
	9 Mbps OFDM		-90.4	-87.7	
	12 Mbps OFDM		-89.5	-86.8	
	18 Mbps OFDM		-87.2	-84.5	
	24 Mbps OFDM		-84.1	-81.4	
	36 Mbps OFDM		-80.7	-78	
	48 Mbps OFDM		-76.5	-73.8	
	54 Mbps OFDM		-74.9	-72.4	
	MCS0 MM 4K		-90.4	-87.4	
	MCS1 MM 4K		-87.6	-84.9	
	MCS2 MM 4K		-85.9	-83.2	
	MCS3 MM 4K		-82.8	-80.1	
	MCS4 MM 4K		-79.4	-76.7	
	MCS5 MM 4K		-75.2	-72.5	
	MCS6 MM 4K		-73.5	-70.8	
	MCS7 MM 4K		-72.4	-69.7	
	MCS0 MM 4K 40MHz		-87.4	-82.7	
	MCS7 MM 4K 40MHz		-69	-65.5	
Max Input Level At < 10% PER limit	OFDM(11g/n)	-19	-9		dBm
	CCK	-4	0		
Adjacent channel rejection Sensitivity level +3dB for OFDM, Sensitivity level +6dB for 11b	2Mbps DSSS	42.7			dBm
	11Mbps CCK	37.9			
	54Mbps OFDM	2.0			
LO Leakage			-80		dBm

PER Floor			1.0	2.0	%
-----------	--	--	-----	-----	---

4.2.2. WLAN 2.4-GHz Transmitter

Parameter	Condition		Min	Typ	Max	
Output Power ⁽¹⁾ - Maximum RMS output power measured at 1dB from IEEE spectral mask or EVM	1 Mbps DSSS		11	12	13	dBm
	6 Mbps OFDM	2412 MHz	13	14	15	
		2417 ~ 2457 MHz	14	15	16	
		2462 MHz	10.5	11.5	12.5	
	MCS0, 20MHz	2412 MHz	12	13	14	
		2417 ~ 2457 MHz	13.5	14.5	15.5	
		2462 MHz	10.5	11.5	12.5	
	MCS0, 40MHz	2412 MHz	10	11	12	
		2417 ~ 2457 MHz	12	13	14	
		2462 MHz	9	10	11	
Operation frequency range			2412		2462	MHz

(1) The maximum RMS output power is measured at 1dB tolerance from IEEE 802.11 spectral mask or EVM.

4.3. Bluetooth RF Performance

4.3.1. BT Receiver Characteristics, In-Band Signals

Parameter	Condition		Min	Typ	Max	BT Spec	Units
BT BR, EDR operation frequency range			2402		2480		MHz
BT BR, EDR channel spacing				1			MHz
BT BR, EDR sensitivity ⁽¹⁾ Dirty TX on	BR, BER = 0.1%		-88.7	-92.2		-70	dBm
	EDR2, BER = 0.01%		-87.7	-91.7		-70	
	EDR3, BER = 0.01%		-80.2	-84.7		-70	
BT EDR BER floor at sensitivity + 10 dB, dirty TX off (for 1,600,000 bits)	EDR2		1e-6			1e-5	
	EDR3		1e-6			1e-5	
BT BR, EDR maximum useable input power	BR, BER = 0.1%		-5			-20	dBm
	EDR2, BER = 0.1%		-10			-20	
	EDR3, BER = 0.1%		-10			-20	
BT BR intermodulation	Level of interferers For n = 3, 4, and 5		-36.0	-30.0		-39	dBm
BT BR, EDR C/I performance Numbers show wanted-signal to interfering-signal ratio. Smaller numbers indicate better C/I performances (Image frequency = -1MHz)	BR, Co-channel			8.0	10.0	11	dB
	EDR, Co-channel	EDR2		9.5	12.0	13	
		EDR3		16.5	20.0	21	
	BR, adjacent ±1 MHz			-10.0	-3.0	0	
	EDR, adjacent ±1 MHz, (image)	EDR2		-10.0	-3.0	0	
		EDR3		-5.0	2.0	5	
	BR, adjacent +2 MHz			-38.0	-33.0	-30	
	EDR, adjacent +2 MHz,	EDR2		-38.0	-33.0	-30	
		EDR3		-38.0	-28.0	-25	
	BR, adjacent -2 MHz			-28.0	-20.0	-20	
	EDR, adjacent -2 MHz	EDR2		-28.0	-20.0	-20	
		EDR3		-22.0	-13.0	-13	

	BR, adjacent $\geq \pm 31$ MHz			-45.0	-42.0	-40	
	EDR, adjacent $\geq \pm 31$ MHz	EDR2		-45.0	-42.0	-40	
		EDR3		-44.0	-36.0	-33	
BT BR, EDR RF return loss				-10.0			dB

(1) Sensitivity degradation up to -3dB may occur due to fast clock harmonics with dirty TX on.

4.3.2. BT Transmitter, BR

Parameter	Min	Typ	Max	BT Spec	Units
BR RF output power ⁽¹⁾	11	12	13		dBm
BR Gain Control Range		30			dB
BR Power Control Step	2	5	8	2 to 8	
BR Adjacent Channel Power $ M-N = 2$ ⁽²⁾		-43.0	-35.0	≤ -20	dBm
BR Adjacent Channel Power $ M-N > 2$ ⁽²⁾		-48.0	-40.0	≤ -40	

1) Values reflect maximum power. Reduced power is available using a vendor-specific (VS) command.

2) Assumes 3dB insertion loss on external filter and traces

4.3.3. BT Transmitter, EDR

Parameter	Min	Typ	Max	BT Spec	Units
EDR output power ⁽¹⁾	5	6	7		dBm
EDR relative power	-2		1	-4 to +1	dB
EDR Gain Control Range		30			dB
EDR Power Control Step	2	5	8	2 to 8	dB
EDR Adjacent Channel Power $ M-N = 1$ ⁽²⁾		-36	-30	≤ -26	dBc
EDR Adjacent Channel Power $ M-N = 2$ ⁽²⁾		-30	-23	≤ -20	dBm
EDR Adjacent Channel Power $ M-N > 2$ ⁽²⁾		-42	-40	≤ -40	

1) Values reflect maximum power. Reduced power is available using a vendor-specific (VS) command.

2) Assumes 3dB insertion loss on external filter and traces.

4.3.4. BT Modulation, BR

Parameter	Condition ⁽¹⁾		Performances			BT spec	Units
			Min	Typ	Max		
BR -20dB Bandwidth				925	995	≤1000	kHz
BR modulation characteristics	Δf_{1avg}	Mod data = 4-ones, 4-zeros: 111100001111...	145	160	170	140 to 175	kHz
	$\Delta f_{2max} \geq$ limit for at least 99.9% of all Δf_{2max}	Mod data = 1010101...	120	130		> 115	kHz
	$\Delta f_{2avg} / \Delta f_{1avg}$		85	88		> 80	%
BR carrier frequency drift	One slot packet		-25		+25	< ±25	kHz
	Three and five slot packet		-35		35	< ±40	kHz
BR drift rate	$ f_{k+5} - f_k $, $k = 0 \dots \max$				15	< 20	kHz/ 50μs
BR initial carrier frequency tolerance ⁽²⁾	$f_0 - f_{TX}$		-25		25	< ±75	kHz

1) Performance figures at maximum power

2) This number is added on top of the reference clock frequency accuracy

4.3.5. BT Modulation, EDR

Parameter ⁽¹⁾	Condition	Min	Typ.	Max	BT spec	Units
EDR Carrier frequency stability		-5		5	≤10	kHz
EDR Initial Carrier Frequency Tolerance ⁽²⁾		-25		25	±75	kHz
EDR RMS DEVM	EDR2		4	15	20	%
	EDR3		4	10	13	%
EDR 99% DEVM	EDR2			30	30	%
	EDR3			20	20	%
EDR Peak DEVM	EDR2		9	25	35	%
	EDR3		9	18	25	%

1) Performance figures at maximum power

2) This number is added on top of the reference clock frequency accuracy

4.4. BT LE RF Performance

4.4.1. BT LE Receiver Characteristics, In-Band Signals

Parameter	Condition ⁽²⁾	Min	Typ	Max	BLE spec	Units
BT LE Operation frequency range		2402		2480		MHz
BT LE Channel spacing			2			MHz
BT LE Sensitivity ⁽¹⁾ , Dirty Tx on		-90	-93		≤ -70	dBm
BT LE Maximum useable input power		-5			≥ -10	dBm
BT LE Intermodulation characteristics	Level of interferers. For $n = 3, 4, 5$	-36	-30		≥ -50	dBm
BT LE C/I performance Note: Numbers show wanted signal-to-interfering signal ratio. Smaller numbers indicate better C/I performance. Image = -1MHz	LE, co-channel		8	12	≤ 21	dB
	LE, adjacent ± 1 MHz		-5	0	≤ 15	
	LE, adjacent +2MHz		-45	-38	≤ -17	
	LE, adjacent -2MHz		-22	-15	≤ -15	
	LE, adjacent $\geq \pm 3 $ MHz		-47	-40	≤ -27	

1) Sensitivity degradation up to -3dB may occur due to fast clock harmonics.

2) BER of 0.1% corresponds to PER of 30.8% for a minimum of 1500 transmitted packets, according to BT LE test spec

4.4.2. BT LE Transmitter Characteristics

Parameter	Min	Typ	Max	BT LE Spec	Unit
BT LE RF output power ⁽¹⁾	7.5	8.5	9.5	≤ 10	dBm
BT LE Adjacent Channel Power $ M-N = 2$ ⁽²⁾		-51.0	-43.0	≤ -20	dBm
BT LE Adjacent Channel Power $ M-N > 2$ ⁽²⁾		-54.0	-46.0	≤ -30	

1) To reduce the maximum BLE power, use a VS command. The optional extra margin is offered to compensate for design losses, such as trace and filter losses, and to achieve the maximum allowed output power at system level.

2) Assumes 3dB insertion loss on external filter and traces

4.4.3. BT LE Transmitter Characteristics

Parameter	Condition ⁽¹⁾		Performances			BT Spec	Units
			Min	Typ	Max		
BT LE modulation characteristics	Δf_{1avg}	Mod data = 4-ones, 4-zeros: 111100001111...	240	250	260	225 to 275	kHz
	$\Delta f_{2max} \geq$ limit for at least 99.9% of all Δf_{2max}	Mod data = 1010101...	195	215		≥ 185	kHz
	$\Delta f_{2avg} / \Delta f_{1avg}$		85	90		≥ 80	%
BT LE carrier frequency drift	$ f_0 - f_n $, $n = 2, 3 \dots K$		-25		25	$\leq \pm 50$	kHz
BT LE drift rate	$ f_1 - f_0 $ and $ f_n - f_{n-5} $, $n = 6, 7 \dots K$				15	≤ 20	kHz/ 50 μ s
LE initial carrier frequency tolerance ⁽²⁾	$f_n - f_{TX}$		-25		25	$\leq \pm 100$	kHz

1) Performance figures at maximum power

2) This number is added on top of the reference clock frequency accuracy

4.5. POWER CONSUMPTION

4.5.1. Shutdown and Sleep Currents

Parameter	Power Supply Current	Typ	Max.	Unit
Shutdown mode	VBAT	10	15	uA
All functions shut down.	VIO	2	3	
WLAN sleep mode	VBAT	160	340	
BT sleep mode	VBAT	110	285	

4.5.2. Operating Conditions

Parameter	Power Supply Current	Typ	Max.	Unit
Connected IDEL	VBAT	750	960	uA
VIO ⁽¹⁾	VIO	40	450	uA

1) VIO quoted for operational IO's (WLAN + BT IF) without debug IO.

4.5.3. WLAN Power Currents

Parameter	Conditions	Typ (avg)	Max.	Units
LPM	2.4GHz RX LPM	49	61	mA
Receiver	2.4GHz RX search SISO20	54	66	mA
	2.4GHz RX search SISO40	59	72	mA
	2.4GHz RX 20M SISO 11CCK	56	72	mA
	2.4GHz RX 20M SISO 6OFDM	61	72	mA
	2.4GHz RX 20M SISO MCS7	65	77	mA
	2.4GHz RX 40MHz MCS7	77	90	mA
Transmitter	2.4GHz TX 20M SISO 6OFDM 16dBm	285	374	mA
	2.4GHz TX 20M SISO 11CCK 16dBm	273	357	mA
	2.4GHz TX 20M SISO 54OFDM 12.8dBm	247	328	mA
	2.4GHz TX 20M SISO MCS7 11.6dBm	238	321	mA
	2.4GHz TX 40M SISO MCS7 11.2dBm	243	329	mA

4.5.4. Bluetooth Currents

Current measurements are done at the following output power: BR at 12.5dBm, EDR at 7dBm.

Use Case ⁽¹⁾	Typ	Units
BR Voice HV3 + sniff	11.6	mA
EDR Voice 2-EV3 no retrans. + sniff	5.9	mA
Sniff 1 attempt 1.28s	178	uA
EDR A2DP EDR2 (master). SBC high quality – 345Kbs	10.4	mA
EDR A2DP EDR2 (master). MP3 high quality – 192Kbs	7.5	mA
Full throughput ACL RX: RX-2DH5 ^{(2) (3)}	18	mA
Full throughput BR ACL TX: TX-DH5 ⁽³⁾	50	mA
Full throughput EDR ACL TX: TX-2DH5 ⁽³⁾	33	mA
Page or inquiry 1.28s/11.25ms	253	uA
P&I Scan (P=1.28/I=2.56)	332	uA

1) BT role in all scenarios is Slave, except for A2DP

2) ACL RX has same current in all modulations

3) Full throughput assumed data transfer in one direction

4.5.5. Bluetooth LE Currents

All current measurements are done at output power of 8dBm

Use Case	Typ	Units
Advertising, non-connectable ⁽¹⁾	131	uA
Advertising, discoverable ⁽¹⁾	143	uA
Scanning ⁽²⁾	266	uA
Connected, master role, 1.28sec conn. Interval ⁽³⁾	124	uA
Connected, slave role, 1.28sec conn. Interval ⁽³⁾	132	uA

Advertising in all 3 channels, 1.28sec advertising interval, 15 Bytes advertise data.

Listening to a single frequency per window, 1.28sec scan interval, 11.25msec scan window.

Zero Slave connection latency Empty Tx/Rx LL packets.

5. HOST INTERFACE TIMING CHARACTERISTICS

The following table summarizes the Host Controller interface options. All interfaces operate independently.

WLAN	Shared HCI for all functional blocks except WLAN	BT Voice/Audio
WLAN HS SDIO	Over UART	BT PCM

The device incorporates UART module dedicated to the BT shared-transport Host Controller Interface (HCI) transport layer. The HCI interface is used to transport commands, events and ACL between the Bluetooth device and its host using HCI data packets. This acts as a shared transport for all functional blocks except WLAN.

5.1. WLAN SDIO Transport Layer

The SDIO is the host interface for WLAN and supports a maximum clock rate of 50MHz.

The Device SDIO also supports the following features of the SDIO V3 specification:

- 4 bit data bus
- Synchronous and Asynchronous In-Band-Interrupt
- Default and High-Speed (50MHz) timing
- Sleep/wake commands

5.2. SDIO Timing Specifications

5.2.1. SDIO Switching Characteristics – Default Rate




Table 5-1. SDIO Default Timing Characteristics⁽¹⁾

PARAMETER ⁽²⁾		MIN	MAX	UNIT
Fclock	Clock frequency, CLK	0	26	MHz

DC	Low/high duty cycle	40	60	%
t _{TLH}	Rise time, CLK		10	ns
t _{THL}	Fall time, CLK		10	ns
t _{ISU}	Setup time, input valid before CLK↑	3		ns
t _{IH}	Hold time, input valid after CLK↑	2		ns
t _{ODLY}	Delay time, CLK↓ to output valid	2.5	14.8	ns
CI	Capacitive load on outputs		15	pF

- (1) To change the data out clock edge from the falling edge (default) to the rising edge, set the configuration bit.
- (2) Parameter values reflect maximum clock frequency.

5.2.2. SDIO Switching Characteristics – High Rate




Figure 5-3. SDIO HS input timing




Figure 5-4. SDIO HS output timing

Table 5-2. SDIO HS Timing Characteristics

PARAMETER		MIN	MAX	UNIT
Fclock	Clock frequency, CLK	0	50	MHz
DC	Low/high duty cycle	40	60	%
tTLH	Rise time, CLK		3	ns
tTHL	Fall time, CLK		3	ns
tISU	Setup time, input valid before CLK↑	3		ns
tIH	Hold time, input valid after CLK↑	2		ns
tODLY	Delay time, CLK↓ to output valid	2.5	14	ns
CI	Capacitive load on outputs		10	pF

5.3. HCI UART Shared Transport Layers for All Functional Blocks (Except WLAN)

The HCI UART supports most baud rates (including all PC rates) for all fast clock frequencies - up to a maximum of 4 Mbps. After power up the baud rate is set for 115.2 kbps, regardless of fast clock frequency. The baud rate can then be changed by using a VS command. The Device responds with a Command Complete Event (still at 115.2 kbps), after which the baud rate change occurs.

HCI hardware includes the following features:

- Receiver detection of break, idle, framing, FIFO overflow and parity error conditions.
- Receiver Transmitter underflow detection.
- CTS/RTS hardware flow control.
- 4 wires (H4)

The below table lists the UART default settings

Table 5-3. UART Default Setting

Parameter	Value
Bit Rate	115.2 kbps
Data Length	8 bits
Stop Bit	1
Parity	None

5.3.1. UART 4-Wires Interface – H4

The interface includes four signals: TXD, RXD, CTS and RTS. Flow control between the host and the Device is byte-wise by hardware. (See Figure 5-5)




Figure 5-5. HCI UART Connection

When the UART RX buffer of the device passes the flow-control threshold, the buffer sets the UART_RTS signal high to stop transmission from the host. When the UART_CTS signal is set high,

the device stops transmitting on the interface. If HCL_CTS is set high in the middle of transmitting a byte, the device finishes transmitting the byte and stops the transmission.

5.4. UART Timing Specifications




Figure 5-6. UART Timing Diagram

Table 5-4. UART Timing Characteristics

Characteristic	Condition	Symbol	Min	Typ	Max	Unit
Baud rate			37.5		4364	Kbps
Baud rate accuracy per byte	RX/TX		-2.5		+1.5	%
Baud rate accuracy per bit	RX/TX		-12.5		+12.5	%
CTS low to TX_DATA on		t3	0	2		us
CTS low to TX_DATA off	Hardware flow control	t4			1	Byte
CTS High Pulse Width		t6	1			bit
RTS low to RX_DATA on		t1	0	2		us
RTS high to RX_DATA off	Interrupt set to 1/4 FIFO	t2			16	Bytes




Figure 5-7. UART Data Frame

5.5. Bluetooth Codec-PCM(Audio) Timing Specifications

Figure 5-8 shows the Bluetooth codec-PCM (audio) timing diagram.

Table 5-5 lists the Bluetooth codec-PCM master timing characteristics.

Table 5-6 lists the Bluetooth codec-PCM slave timing characteristics.




Figure 5-8. PCM Interface Timing

Table 5-5. Bluetooth Codec-PCM Master Timing Characteristics

Parameter	Symbol	Min	Max	Unit
Cycle time	Tclk	166.67 (6.144MHz)	15625 (64 kHz)	ns
High or low pulse width	Tw	35% of Tclk min		
AUD_IN setup time	tis	10.6		
AUD_IN hold time	tih	0		
AUD_OUT propagation time	top	0	15	
AUD_FSYNC_OUT propagation time	top	0	15	
Capacitive loading on outputs	Cl		40	pF

Table 5-6. Bluetooth Codec-PCM Slave Timing Characteristics

Parameter	Symbol	Min	Max	Unit
Cycle time	Tclk	81 (12.288MHz)		ns
High or low pulse width	Tw	35% of Tclk min		
AUD_IN setup time	tis	5		
AUD_IN hold time	tih	0		
AUD_OUT propagation time	top	5		
AUD_FSYNC_OUT propagation time	top	0	19	
Capacitive loading on outputs	Cl		40	pF

6. POWER MANAGEMENT

6.1. Reset-Power-Up System

After VBAT and VIO are fed to the device and while BT_EN and WL_EN are deasserted (low), the device is in SHUTDOWN state, during which functional blocks, internal DC-DCs, and LDOs are disabled. The power supplied to the functional blocks is cut off. When one of the signals (BT_EN or WL_EN) are asserted (high), a power-on reset (POR) is performed. Stable slow clock, VIO, and VBAT are prerequisites for a successful POR.

6.2. Reset-Power-Up System

Figure 6-1 shows the WLAN power-up sequence.




Figure 6-1. WLAN Power-Up Sequence

6.3. Bluetooth/BLE Power-Up Sequence

Figure 6-2 shows the Bluetooth/BLE power-up sequence.






Figure 6-2 Bluetooth/BLE power-up sequence

7. REFERENCE SCHEMATICS





8. CHIP ANTENNA PERFORMACE SUMMARY

8.1. S-Parameter Test



8.2. System Integration Test

8.2.1. Chamber Setup




8.3. DUT 2D Pattern

8.3.1. Phi=0 Pattern

Far-field Pattern @ Phi=0 deg(E-Theta Plane-Cut)


Plot Peak Gain= -3.45 dBi; Co-Pol Efficiency: 32.04% @ Freq: 2.45000 GHz



8.3.2. Phi=90 Pattern

Far-field Pattern @ Phi=90 deg(E-Theta Plane-Cut)


Plot Peak Gain= -2.46 dBi; Co-Pol Efficiency: 32.04% @ Freq: 2.45000 GHz



8.3.3. Theta=90 Pattern


Far-field Pattern @ Theta=90 deg(E-Phi Plane-Cut)

Plot Peak Gain= -3.32 dBi; Co-Pol Efficiency: 32.04% @ Freq: 2.45000 GHz




8.4. DUT 2D Pattern


8.3.4. 2.4GHz Pattern



8.3.5. 2.45GHz Pattern



8.3.6. 2.5GHz Pattern



8.5. Total Efficiency

Frequency (GHz)	Gain (dBi)	Total Radiation Efficiency (%)
2.40	-0.34	30
2.41	-0.48	29
2.42	-0.51	28
2.43	-0.14	31
2.44	0.13	33
2.45	0.07	32
2.46	0.49	35
2.47	0.65	35
2.48	0.57	34
2.49	0.46	33
2.50	0.66	34

9. DESIGN RECOMMENDATIONS

9.1. Design Note on Debug Port

- TP1, TP2 serve as WLAN and BT debug port, respectively. So test points for these two signals should be reserved for debugging purpose.
- Pin10 (WLAN_IRQ 1V8) needs to be pulled high via 10Kohm and use TP5, TP3 (WL_RS232_RX, WL_RS232_TX) as hardware interface to communicate with system platform and TI RTTT test utility for WLAN RF performance test, debug and manufacturing application.


9.2. Module Layout Recommendations


Follow these module layout recommendations:

- Digital Signals Layout
 - SDIO signals traces (CMD, D0, D1, D2 and D3) should be routed in parallel to each other and as short as possible. **(Less than 12cm) Besides, every trace length must be the same as the others.**
 - Enough space above 1.5 time trace width or ground shielding between trace and trace will be benefit to make sure signal quality, especially for SDIO_CLK_1V8 trace. Remember to keep them away from the other digital or analog signal traces. Adding ground shielding around these bus is recommended.
 - Route trace of SDIO_CLK_1V8 at Top layer without vias.
 - SDIO Clock_1V8, Audio Clock (BT_PCM_AUD_CLK), these digital clock signals are a source of noise. Keep the traces of these signals as short as possible. Whenever possible, maintain a clearance around them.
 - BT_PCM signals should be routed in the same group and it's better to rout them at the same layer or confirm them referring to the same reference plane.
- Power Trace
 - Power trace for VBAT should be 20mil wide. 1.8V trace should be 15mil wide, at least.
 - Isolate different power traces with Ground plane.
- Ground
 - Having a complete Ground under module for system stable and thermal dissipation.
 - Move GND vias close to the module of GND pad.
- Other
 - Don't any traces under the module.
 - For a module with the chip Antenna, there should be no metal in this area.

10. PACKAGE INFORMATION

10.1. Recommended Pad Design






Note:

1> Pad tolerance as $\pm 30\mu\text{m}$

2> Unit: mm

10.2. Module Mechanical Outline



Top and Side View

10.3. Ordering Information

Part number:	WG7831DELFJ
--------------	-------------

10.4. Package Marking



LTC : Date Code , YYWWSSFAX

YY = Digit of the year, ex: 2011=11

WW = Week (01~52)

SS = Serial number from 01 ~99 match to manufacture's lot number

F = Reserve for internal use

A = Module version from A to Z

X = Chip version

Certification Information

- **FCC ID** : WS2-WG7831DELF, single modular FCC grant ID
- **IC ID** : 10462A-WG7831DELF, single modular IC grant ID
- **CE** : CE compliance mark

11. SMT AND BAKING RECOMMENDATION

11.1. Baking Recommendation

➤ Baking condition :

Follow MSL Level 4 to do baking process.

After bag is opened, devices that will be subjected to reflow solder or other high temperature process must be

a) Mounted within 72 hours of factory conditions <30°C/60% RH, or


b) Stored at <10% RH.

Devices require bake, before mounting, if Humidity Indicator Card reads >10%

If baking is required, Devices may be baked for 8 hrs. at 125 °C.

11.2. SMT Recommendation

➤ Recommended Reflow profile :



No.	Item	Temperature (°C)	Time (sec)
1	Pre-heat	D1: 140 ~ D2: 200	T1: 80 ~ 120
2	Soldering	D2: = 220	T2: 60 +/- 10
3	Peak-Temp.	D3: 250 °C max	

Note:


(1) Reflow soldering is recommended two times maximum.

(2) Add Nitrogen while Reflow process : SMT solder ability will be better.

- **Stencil thickness :** 0.1~ 0.13 mm (Recommended)
- **Soldering paste (without Pb) :** Recommended SENJU N705-GRN3360-K2-V can get better soldering effects.

12. TAPE REEL INFORMATION

12.1. Cover / Carrier Tape Dimension



1. All dimensions meet EIA-481 requirements.
2. All dimensions in millimeters unless otherwise stated.
3. Material : Black PS
4. 10 sprocket hole pitch cumulative tolerance +/- 0.20mm
5. Carrier camber not to exceed 1mm in 250mm.
6. Packing length for 13" reel : 20.0 Meters.
7. Component packing to 13" reel : 550 pcs.

13. REGULATORY INFORMATION

This section outlines the regulatory information for the following countries:

- United States
- Canada
- Europe

United States

Federal Communications Commission Statement

15.21. You are cautioned that changes or modifications not expressly approved by the part responsible for compliance could void the user's authority to operate the equipment.

This device complies with Part 15 of the FCC Rules. Operation is subject to the following two conditions:

- (1) This device may not cause harmful interference and
- (2) This device must accept any interference received, including interference that may cause undesired operation of the device.

FCC RF Radiation Exposure Statement:

This equipment complies with FCC radiation exposure limits set forth for an uncontrolled environment. End users must follow the specific operating instructions for satisfying RF exposure limits. This transmitter must not be co-located or operating in conjunction with any other antenna or transmitter.

End Product Labeling:

This module is designed to comply with the FCC statement, FCC ID: WS2-WG7831DELF. The host system using this module must display a visible label indicating the following text:

"Contains FCC ID: WS2-WG7831DELF"

Manual Information to the End User

The OEM integrator has to be aware not to provide information to the end user regarding how to install or remove this RF module in the user's manual of the end product which integrates this module.

The end user manual shall include all required regulatory information/warning as shown in this manual.

Canada

This device complies with Industry Canada's licence-exempt RSSs.

Operation is subject to the following two conditions:

- (1) this device may not cause interference, and
- (2) this device must accept any interference, including interference that may cause undesired operation of the device.

Le présent appareil est conforme aux CNR d'Industrie Canada applicables aux appareils radio exempts de licence

L'exploitation est autorisée aux deux conditions suivantes:

- (1) l'appareil ne doit pas produire de brouillage, et
- (2) l'utilisateur de l'appareil doit accepter tout brouillage radioélectrique subi, même si le brouillage est susceptible d'en compromettre le fonctionnement.

IC RF Radiation Exposure Statement:

To comply with IC RF exposure requirements, this device and its antenna must not be co-located or operating in conjunction with any other antenna or transmitter.

Pour se conformer aux exigences de conformité RF canadienne l'exposition, cet appareil et son antenne ne doivent pas être co-localisés ou fonctionnant en conjonction avec une autre antenne ou transmetteur.

End Product Labeling:

This module is designed to comply with the IC statement, IC: 10462A-ZB7. The host system using this module must display a visible label indicating the following text:

"Contains IC: 10462A-WG7831DELF"

Manual Information to the End User

The OEM integrator has to be aware not to provide information to the end user regarding how to install or remove this RF module in the user's manual of the end product which integrates this module.

The end user manual shall include all required regulatory information/warning as shown in this manual.

Europe

Jorjin Technologies Inc. declares that the radio equipment type RF module is in compliance with Directive 2014/53/EU

The full text of the EU declaration of conformity is available at the following internet address:

<http://www.jorjin.com/upload/1507274387.pdf>

The compliance has been verified in the operating frequency band of 2400 MHz to 2483.5 MHz. Developers and integrators that incorporate the WG7831DELF Module in any end products are responsible for obtaining applicable regulatory approvals for such end product.

The WG7831DELF has been tested in the 2400 MHz to 2483.5 MHz ISM frequency band at 3.3 V with a maximum peak power of 15.31 dBm EIRP across the temperature range -40°C to $+85^{\circ}\text{C}$ and tolerance.

Labeling and User Information Requirements

As a result of the conformity assessment procedure described in Annex III of the Directive 2014/53/EU, the end-customer equipment should be labeled as follows:



14. HISTORY CHANGE

Revision	Date	Description
D 0.1	2014/01/28	Initial Released
D 0.2	2014/04/08	Update antenna data
D 0.3	2014/05/05	Update the mechanical outline tolerance and package marking.
D 0.4	2014/06/05	Add WLAN transmitter output power note.
R 0.1	2014/07/14	Release 0.1
R 0.2	2016/04/29	1. Support to Bluetooth 4.1 2. Remove ANT function of module.
R 0.3	2017/01/25	Support to Bluetooth 4.2
R 0.4	2017/12/18	1. Add CE RED Certification Information. 2. Update package information: Order part number/Marking